{"id":2064,"date":"2019-07-01T04:32:47","date_gmt":"2019-07-01T04:32:47","guid":{"rendered":"http:\/\/fastbitlab.com\/?p=2064"},"modified":"2023-08-30T14:53:50","modified_gmt":"2023-08-30T09:23:50","slug":"bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor","status":"publish","type":"post","link":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/","title":{"rendered":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor"},"content":{"rendered":"<div class=\"tmpl-call_to_action-5 boldgrid-section dynamic-gridblock background-fixed\" style=\"color: #1d1d1d; background-image: linear-gradient(to left, rgba(238, 238, 238, 0.8), rgba(238, 238, 238, 0.8)), url('https:\/\/source.unsplash.com\/WB3ujiKLJwQ\/1920x1080'); background-size: cover; background-position: 50% 50%; margin-bottom: -100px; margin-top: -7px; margin-left: 0px;\" data-bg-overlaycolor=\"rgba(238, 238, 238, 0.8)\" data-image-url=\"https:\/\/source.unsplash.com\/WB3ujiKLJwQ\/1920x1080\">\n<div class=\"container\">\n<div class=\"row\" style=\"padding-top: 51px; padding-bottom: 0px; margin-top: -4px; margin-bottom: -100px;\">\n<div class=\"col-md-8 col-sm-8 col-xs-12 col-lg-8\" style=\"padding-top: 0em; padding-right: 0.7em; padding-bottom: 0em;\">\n<div style=\"padding: 20% 12%;\" class=\"bg-box\">\n<h2 class=\"entry-title\" data-fontsize=\"20\" data-lineheight=\"27\">Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor<\/h2>\n<div class=\"row bg-editor-hr-wrap\">\n<div class=\"col-md-12 col-xs-12 col-sm-12 col-lg-12\">\n<div>\n<hr class=\"bg-hr\" style=\"border: 2px solid; margin-left: 0px;\" width=\"100%\">\n<\/div>\n<\/div>\n<\/div>\n<p class=\"\">In this Article, let\u2019s explore about the Bus protocols and bus interfaces used in the Cortex m3 \/m4 processor based MCUs.<\/p>\n<p class=\"\">There are 2 bus protocols, which are very famous for interconnection between processor and the various Peripheral of the microcontroller.<\/p>\n<h3 class=\"\" data-fontsize=\"16\" data-lineheight=\"24\">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<strong>1) The AHB Lite<\/strong><\/h3>\n<h3 class=\"\" data-fontsize=\"16\" data-lineheight=\"24\"><strong>&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;2) APB<\/strong><\/h3>\n<\/div>\n<\/div>\n<div class=\"col-md-4 col-sm-4 col-xs-12 col-lg-4\">\n<p class=\"mod-reset\" style=\"padding: 5em 0em 0em; margin: 100px -43px -40px;\"><img fetchpriority=\"high\" decoding=\"async\" class=\"bg-img bg-img-3 aligncenter wp-image-405 size-medium\" src=\"http:\/\/fastbitlab.com\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-300x169.png\" alt=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Prcoessor\" width=\"300\" height=\"169\" srcset=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-300x169.png 300w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-768x432.png 768w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-600x338.png 600w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-120x68.png 120w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-500x281.png 500w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-200x113.png 200w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-400x225.png 400w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png 800w\" sizes=\"(max-width: 300px) 100vw, 300px\" \/><\/p>\n<\/div>\n<\/div>\n<div class=\"row\" style=\"padding-top: 0px;\">\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp; &nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<\/div>\n<div class=\"row\">\n<div class=\"col-md-1 col-sm-12 col-xs-12 col-lg-1\"><\/div>\n<div class=\"col-md-11 col-xs-12 col-sm-12 col-lg-11\">\n<h2 class=\"\" data-fontsize=\"30\" data-lineheight=\"NaN\"><strong>The AHB Lite<\/strong><\/h2>\n<p class=\"\">The Cortex M3\/M4 processor use AHB lite as the main system bus.<\/p>\n<p class=\"\">As you can see in this figure.<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\"><img decoding=\"async\" class=\"alignnone wp-image-400\" src=\"http:\/\/fastbitlab.com\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125.png\" alt=\"\" width=\"600\" height=\"338\" srcset=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125.png 960w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-300x169.png 300w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-768x432.png 768w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-600x338.png 600w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-120x68.png 120w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-500x281.png 500w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-200x113.png 200w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-400x225.png 400w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_1screenshot_2017-02-23_112125-800x450.png 800w\" sizes=\"(max-width: 600px) 100vw, 600px\" \/><\/p>\n<p class=\"\">This is figure shows, what are the bus interfaces exist inside the ST microcontroller and how the peripherals are hooked up to different buses.<\/p>\n<p class=\"\"><em><strong>The AHB lite stands for advanced high performance<\/strong><\/em>&nbsp;bus which is actually a lighter version of AMBA bus specification. The AMBA, which stands for&nbsp;<em><strong>Advanced Microcontroller Bus Architecture<\/strong><\/em>&nbsp;is the de \u2013 facto standard for on chip interconnections with the processor.<\/p>\n<p class=\"\">&nbsp;<\/p>\n<h2 class=\"\" data-fontsize=\"30\" data-lineheight=\"NaN\"><strong>APB<\/strong><\/h2>\n<p class=\"\">Then the next important bus protocol is APB, Which stands for&nbsp;<em><strong>Advanced Peripheral Bus<\/strong><\/em>.<\/p>\n<p class=\"\">The APB bus also derived from AMBA specification, but this is optimized for minimum power and reduced interface complexity. So basically, it is much simpler then the AHB lite. It\u2019s mainly used to connect peripherals like UART, timers , serial protocols like SPI, I2C etc.., which do not need the high performance like AHB lite.<\/p>\n<p class=\"\">Here you can see various peripherals are hooked up to APB1 and APB2 bus interfaces.<\/p>\n<p class=\"\">There is a bridge which convert AHB lite protocol to APB protocol.<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\"><img decoding=\"async\" class=\"alignnone wp-image-405\" src=\"http:\/\/fastbitlab.com\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png\" alt=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor\" width=\"650\" height=\"366\" srcset=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png 800w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-300x169.png 300w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-768x432.png 768w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-600x338.png 600w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-120x68.png 120w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-500x281.png 500w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-200x113.png 200w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408-400x225.png 400w\" sizes=\"(max-width: 650px) 100vw, 650px\" \/><\/p>\n<p>&nbsp;<\/p>\n<p class=\"\">The cortex m3\/m4 provides 3 external AHB lite bus interface of 32 bit.<\/p>\n<p class=\"\">The first one is called I-code interface, which is a 32 bit AHB lite bus interface.<\/p>\n<p class=\"\">This is delicately used for instruction fetches and vector table fetches from the code memory region.<\/p>\n<p class=\"\">All fetches on this bus are word aligned.<\/p>\n<p class=\"\">So, in the case of 16 bit instruction, 2 instruction are fetched at a time.<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone wp-image-406\" src=\"http:\/\/fastbitlab.com\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339.png\" alt=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor\" width=\"650\" height=\"366\" srcset=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339.png 800w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-300x169.png 300w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-768x432.png 768w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-600x338.png 600w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-120x68.png 120w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-500x281.png 500w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-200x113.png 200w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112339-400x225.png 400w\" sizes=\"(max-width: 650px) 100vw, 650px\" \/><\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\">Since, all thumb instructions are half word aligned in memory, two thumb instructions are fetched at a time.<\/p>\n<p class=\"\">The D code interface is also based on AHB lite protocol and this is a dedicated bus which connects to the code memory for data accesses.<\/p>\n<p class=\"\">Interesting thing about this interface is, it supports unaligned data accesses. It means, to access data over this bus, the data bytes need not to be aligned in the memory.<\/p>\n<p class=\"\">Next we have system bus which is also 32 bit AHB lite bus. This bus also allows instruction fetch and data accesses from the memory devices such as SRAM.<\/p>\n<p class=\"\">Various peripherals like SRAM , bus masters like USB, DMA, and high speed peripherals are connected over this bus.<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\"><img loading=\"lazy\" decoding=\"async\" class=\"alignnone wp-image-407\" src=\"http:\/\/fastbitlab.com\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342.png\" alt=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor\" width=\"650\" height=\"366\" srcset=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342.png 800w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-300x169.png 300w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-768x432.png 768w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-600x338.png 600w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-120x68.png 120w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-500x281.png 500w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-200x113.png 200w, https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_1135342-400x225.png 400w\" sizes=\"(max-width: 650px) 100vw, 650px\" \/><\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\">To connect slower peripherals need not to use AHB lite bus,<\/p>\n<p class=\"\">What they do is , they convert the AHB bus logic to APB bus logic using an AHB to APB bridge as shown in the above image.<\/p>\n<p class=\"\">Using APB bus for peripherals which doesn\u2019t demand high performance of AHB bus can save a lot of power in the microcontroller design.<\/p>\n<p class=\"\">So, in the typical microcontroller you will see there are 2 or more APB buses coming out of a bridge to connect various peripherals.<\/p>\n<p class=\"\">Great! hope you understood about the bus interfaces of the the typical microcontroller.<\/p>\n<p class=\"\">Please, comment below if you have any questions and please consider sharing this in your linkedin profile.<\/p>\n<p class=\"\">Watch this video which explains in detail.<\/p>\n<p class=\"responsive-video-wrap clr\"><iframe title=\"ARM Cortex M Bus Protocols &amp; Bus Interfaces\" width=\"1200\" height=\"675\" src=\"https:\/\/www.youtube.com\/embed\/r4rEAf1EJbU?feature=oembed\" frameborder=\"0\" allow=\"accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share\" allowfullscreen><\/iframe><\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\"><span style=\"color: #000080;\"><b>FastBit Embedded Brain Academy Courses,<\/b><\/span><\/p>\n<p class=\"\"><span style=\"color: #000000;\">Click here:&nbsp;<\/span><span style=\"color: #0000ff;\"><a style=\"color: #0000ff; text-decoration: underline;\" href=\"http:\/\/fastbitlab.com\/course1\" target=\"_blank\" rel=\"noopener\">https:\/\/fastbitlab.com\/course1<\/a><\/span><\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p class=\"\">&nbsp;<\/p>\n<p>&nbsp;<\/p>\n<\/div>\n<\/div>\n<\/div>\n<\/div>\n","protected":false},"excerpt":{"rendered":"<p>Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor In this Article, let\u2019s explore about the Bus protocols and bus interfaces used in the Cortex m3 \/m4 processor based MCUs. There are 2 bus protocols, which are very famous for interconnection between processor and the various Peripheral of the microcontroller. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;1) [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":405,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"ocean_post_layout":"","ocean_both_sidebars_style":"","ocean_both_sidebars_content_width":0,"ocean_both_sidebars_sidebars_width":0,"ocean_sidebar":"0","ocean_second_sidebar":"0","ocean_disable_margins":"enable","ocean_add_body_class":"","ocean_shortcode_before_top_bar":"","ocean_shortcode_after_top_bar":"","ocean_shortcode_before_header":"","ocean_shortcode_after_header":"","ocean_has_shortcode":"","ocean_shortcode_after_title":"","ocean_shortcode_before_footer_widgets":"","ocean_shortcode_after_footer_widgets":"","ocean_shortcode_before_footer_bottom":"","ocean_shortcode_after_footer_bottom":"","ocean_display_top_bar":"default","ocean_display_header":"default","ocean_header_style":"","ocean_center_header_left_menu":"0","ocean_custom_header_template":"0","ocean_custom_logo":0,"ocean_custom_retina_logo":0,"ocean_custom_logo_max_width":0,"ocean_custom_logo_tablet_max_width":0,"ocean_custom_logo_mobile_max_width":0,"ocean_custom_logo_max_height":0,"ocean_custom_logo_tablet_max_height":0,"ocean_custom_logo_mobile_max_height":0,"ocean_header_custom_menu":"0","ocean_menu_typo_font_family":"0","ocean_menu_typo_font_subset":"","ocean_menu_typo_font_size":0,"ocean_menu_typo_font_size_tablet":0,"ocean_menu_typo_font_size_mobile":0,"ocean_menu_typo_font_size_unit":"px","ocean_menu_typo_font_weight":"","ocean_menu_typo_font_weight_tablet":"","ocean_menu_typo_font_weight_mobile":"","ocean_menu_typo_transform":"","ocean_menu_typo_transform_tablet":"","ocean_menu_typo_transform_mobile":"","ocean_menu_typo_line_height":0,"ocean_menu_typo_line_height_tablet":0,"ocean_menu_typo_line_height_mobile":0,"ocean_menu_typo_line_height_unit":"","ocean_menu_typo_spacing":0,"ocean_menu_typo_spacing_tablet":0,"ocean_menu_typo_spacing_mobile":0,"ocean_menu_typo_spacing_unit":"","ocean_menu_link_color":"","ocean_menu_link_color_hover":"","ocean_menu_link_color_active":"","ocean_menu_link_background":"","ocean_menu_link_hover_background":"","ocean_menu_link_active_background":"","ocean_menu_social_links_bg":"","ocean_menu_social_hover_links_bg":"","ocean_menu_social_links_color":"","ocean_menu_social_hover_links_color":"","ocean_disable_title":"default","ocean_disable_heading":"default","ocean_post_title":"","ocean_post_subheading":"","ocean_post_title_style":"","ocean_post_title_background_color":"","ocean_post_title_background":0,"ocean_post_title_bg_image_position":"","ocean_post_title_bg_image_attachment":"","ocean_post_title_bg_image_repeat":"","ocean_post_title_bg_image_size":"","ocean_post_title_height":0,"ocean_post_title_bg_overlay":0.5,"ocean_post_title_bg_overlay_color":"","ocean_disable_breadcrumbs":"default","ocean_breadcrumbs_color":"","ocean_breadcrumbs_separator_color":"","ocean_breadcrumbs_links_color":"","ocean_breadcrumbs_links_hover_color":"","ocean_display_footer_widgets":"default","ocean_display_footer_bottom":"default","ocean_custom_footer_template":"0","ocean_post_oembed":"","ocean_post_self_hosted_media":"","ocean_post_video_embed":"","ocean_link_format":"","ocean_link_format_target":"self","ocean_quote_format":"","ocean_quote_format_link":"post","ocean_gallery_link_images":"off","ocean_gallery_id":[],"footnotes":""},"categories":[8],"tags":[],"class_list":["post-2064","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-blog","entry","has-media"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.3 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor<\/title>\n<meta name=\"description\" content=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor. The AHB lite stands for advanced high performance\u00a0bus which is actually a lighter\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor\" \/>\n<meta property=\"og:description\" content=\"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor. The AHB lite stands for advanced high performance\u00a0bus which is actually a lighter\" \/>\n<meta property=\"og:url\" content=\"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/\" \/>\n<meta property=\"og:site_name\" content=\"FastBit EBA\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/fastbiteba\/\" \/>\n<meta property=\"article:published_time\" content=\"2019-07-01T04:32:47+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2023-08-30T09:23:50+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png\" \/>\n\t<meta property=\"og:image:width\" content=\"800\" \/>\n\t<meta property=\"og:image:height\" content=\"450\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"FastBitLab\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@fastbiteba\" \/>\n<meta name=\"twitter:site\" content=\"@fastbiteba\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"FastBitLab\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/\"},\"author\":{\"name\":\"FastBitLab\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/person\\\/e32b38e733a0d76ffa7e6bc998652e5d\"},\"headline\":\"Bus Protocols and Bus interfaces of Cortex M3\\\/M4 Processor\",\"datePublished\":\"2019-07-01T04:32:47+00:00\",\"dateModified\":\"2023-08-30T09:23:50+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/\"},\"wordCount\":615,\"commentCount\":4,\"publisher\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2017\\\/02\\\/rsz_screenshot_2017-02-23_112408.png\",\"articleSection\":[\"Blog\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/\",\"name\":\"Bus Protocols and Bus interfaces of Cortex M3\\\/M4 Processor\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2017\\\/02\\\/rsz_screenshot_2017-02-23_112408.png\",\"datePublished\":\"2019-07-01T04:32:47+00:00\",\"dateModified\":\"2023-08-30T09:23:50+00:00\",\"description\":\"Bus Protocols and Bus interfaces of Cortex M3\\\/M4 Processor. The AHB lite stands for advanced high performance\u00a0bus which is actually a lighter\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#primaryimage\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2017\\\/02\\\/rsz_screenshot_2017-02-23_112408.png\",\"contentUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2017\\\/02\\\/rsz_screenshot_2017-02-23_112408.png\",\"width\":800,\"height\":450},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Bus Protocols and Bus interfaces of Cortex M3\\\/M4 Processor\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\",\"name\":\"FastBit EBA\",\"description\":\"Your Online Academy of Embedded Systems\",\"publisher\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\",\"name\":\"FastBit EBA\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/04\\\/logo-EzNrEnyr.png\",\"contentUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/04\\\/logo-EzNrEnyr.png\",\"width\":640,\"height\":640,\"caption\":\"FastBit EBA\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\"},\"sameAs\":[\"https:\\\/\\\/www.facebook.com\\\/fastbiteba\\\/\",\"https:\\\/\\\/x.com\\\/fastbiteba\",\"https:\\\/\\\/www.linkedin.com\\\/in\\\/fastbit-embedded-brain-academy-b3167b124\\\/\",\"https:\\\/\\\/www.youtube.com\\\/channel\\\/UCa1REBV9hyrzGp2mjJCagBg\"]},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/person\\\/e32b38e733a0d76ffa7e6bc998652e5d\",\"name\":\"FastBitLab\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"caption\":\"FastBitLab\"},\"description\":\"The FastBit Embedded Brain Academy uses the power of internet to bring the online courses related to the field of embedded system programming, Real time operating system, Embedded Linux systems, etc at your finger tip with very low cost. Backed with strong experience of industry, we have produced lots of courses with the customer enrolment over 3000+ across 100+ countries.\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor","description":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor. The AHB lite stands for advanced high performance\u00a0bus which is actually a lighter","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/","og_locale":"en_US","og_type":"article","og_title":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor","og_description":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor. The AHB lite stands for advanced high performance\u00a0bus which is actually a lighter","og_url":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/","og_site_name":"FastBit EBA","article_publisher":"https:\/\/www.facebook.com\/fastbiteba\/","article_published_time":"2019-07-01T04:32:47+00:00","article_modified_time":"2023-08-30T09:23:50+00:00","og_image":[{"width":800,"height":450,"url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png","type":"image\/png"}],"author":"FastBitLab","twitter_card":"summary_large_image","twitter_creator":"@fastbiteba","twitter_site":"@fastbiteba","twitter_misc":{"Written by":"FastBitLab","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#article","isPartOf":{"@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/"},"author":{"name":"FastBitLab","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/person\/e32b38e733a0d76ffa7e6bc998652e5d"},"headline":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor","datePublished":"2019-07-01T04:32:47+00:00","dateModified":"2023-08-30T09:23:50+00:00","mainEntityOfPage":{"@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/"},"wordCount":615,"commentCount":4,"publisher":{"@id":"https:\/\/fastbitlab.com\/blog\/#organization"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#primaryimage"},"thumbnailUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png","articleSection":["Blog"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/","url":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/","name":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor","isPartOf":{"@id":"https:\/\/fastbitlab.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#primaryimage"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#primaryimage"},"thumbnailUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png","datePublished":"2019-07-01T04:32:47+00:00","dateModified":"2023-08-30T09:23:50+00:00","description":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor. The AHB lite stands for advanced high performance\u00a0bus which is actually a lighter","breadcrumb":{"@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#primaryimage","url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png","contentUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2017\/02\/rsz_screenshot_2017-02-23_112408.png","width":800,"height":450},{"@type":"BreadcrumbList","@id":"https:\/\/fastbitlab.com\/blog\/bus-protocols-bus-interfaces-cortex-m3-m4-prcoessor\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/fastbitlab.com\/blog\/"},{"@type":"ListItem","position":2,"name":"Bus Protocols and Bus interfaces of Cortex M3\/M4 Processor"}]},{"@type":"WebSite","@id":"https:\/\/fastbitlab.com\/blog\/#website","url":"https:\/\/fastbitlab.com\/blog\/","name":"FastBit EBA","description":"Your Online Academy of Embedded Systems","publisher":{"@id":"https:\/\/fastbitlab.com\/blog\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/fastbitlab.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/fastbitlab.com\/blog\/#organization","name":"FastBit EBA","url":"https:\/\/fastbitlab.com\/blog\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/logo\/image\/","url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2026\/04\/logo-EzNrEnyr.png","contentUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2026\/04\/logo-EzNrEnyr.png","width":640,"height":640,"caption":"FastBit EBA"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/www.facebook.com\/fastbiteba\/","https:\/\/x.com\/fastbiteba","https:\/\/www.linkedin.com\/in\/fastbit-embedded-brain-academy-b3167b124\/","https:\/\/www.youtube.com\/channel\/UCa1REBV9hyrzGp2mjJCagBg"]},{"@type":"Person","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/person\/e32b38e733a0d76ffa7e6bc998652e5d","name":"FastBitLab","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","caption":"FastBitLab"},"description":"The FastBit Embedded Brain Academy uses the power of internet to bring the online courses related to the field of embedded system programming, Real time operating system, Embedded Linux systems, etc at your finger tip with very low cost. Backed with strong experience of industry, we have produced lots of courses with the customer enrolment over 3000+ across 100+ countries."}]}},"_links":{"self":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/2064","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/comments?post=2064"}],"version-history":[{"count":5,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/2064\/revisions"}],"predecessor-version":[{"id":15678,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/2064\/revisions\/15678"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/media\/405"}],"wp:attachment":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/media?parent=2064"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/categories?post=2064"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/tags?post=2064"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}