{"id":4564,"date":"2020-12-29T04:57:11","date_gmt":"2020-12-29T04:57:11","guid":{"rendered":"http:\/\/fastbitlab.com\/?p=4564"},"modified":"2022-11-22T16:33:03","modified_gmt":"2022-11-22T11:03:03","slug":"stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1","status":"publish","type":"post","link":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/","title":{"rendered":"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1"},"content":{"rendered":"
\n
\n
\n
\n

 <\/p>\n<\/div>\n

\n

I2C IRQ handler Implementation Part 1<\/span><\/h1>\n
\n
\n
\n

 <\/p>\n

<\/div>\n

 <\/p>\n<\/div>\n<\/div>\n<\/div>\n

\n
\n<\/div>\n
<\/div>\n

In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2, as shown in Figure 1.<\/span><\/p>\n

    \n
  • ISR1<\/strong>: It is the interrupt handling for interrupts generated by I2C events. It can be named as I2C_EV_IRQHandling API.<\/span><\/span><\/li>\n
  • ISR2<\/strong>: It is the interrupt handling for interrupts generated by I2C errors. It can be named as I2C_ER_IRQHandling API.<\/span><\/span><\/li>\n<\/ul>\n
    \"\"
    Figure 1. I2C ISR handling.<\/span><\/figcaption><\/figure>\n

     <\/p>\n

    Steps for implementation:<\/b><\/span><\/p>\n

    1. Go to the I2C_driver.h file of the project and create two more APIs, as shown in Figure 2. Both the APIs take only one parameter that is a handle.<\/span><\/p>\n

    \"\"
    Figure 2. Prototype for I2C_EV_IRQHandling and I2C_ER_IRQHandling APIs.<\/span><\/figcaption><\/figure>\n

     <\/p>\n

    2. Copy the prototype of both APIs and paste it at the end of the I2C_driver.c file, as shown in Figure 3.<\/span><\/p>\n

    \"\"
    Figure 3. I2C_EV_IRQHandling and I2C_ER_IRQHandling APIs in I2C_driver.c file.<\/span><\/figcaption><\/figure>\n

     <\/p>\n

    3. Implement the I2C_EV_IRQHandling API: This API is implemented according to a couple of comments given in Figure 4.<\/span><\/p>\n

    \"\"
    Figure 4. Comments for implementing I2C_EV_IRQHandling API.<\/span><\/figcaption><\/figure>\n

     <\/p>\n

    I2C event interrupt may happen for various reasons. All the events in Figure 5 have the capacity to generate I2C event interrupt.<\/span><\/p>\n

    \"\"
    Figure 5. Events that have capacity to generate I2C event interrupt.<\/span><\/figcaption><\/figure>\n

     <\/p>\n

    Some of the reasons for the occurrence of the I2C event interrupt are as follows (Figure 6):<\/span><\/p>\n

      \n
    • SB<\/span><\/li>\n
    • ADDR<\/span><\/li>\n
    • BTF<\/span><\/li>\n
    • STOP<\/span><\/li>\n
    • RXNE<\/span><\/li>\n
    • TXE<\/span><\/li>\n<\/ul>\n
      \"\"
      Figure 6. Reasons for the occurrence of the I2C event interrupt.<\/span><\/figcaption><\/figure>\n

       <\/p>\n

      In the program, first, decode the reasons for the occurrence of the I2C event interrupt. The handle for the various events causing I2C event interrupt is as follows:<\/span><\/p>\n

        \n
      1. Handle for interrupt generated by SB event (Figure 7):<\/span>\n
          \n
        1. Confirm whether the SB flag is set or not.<\/span><\/li>\n
        2. Create a couple of temporary variables, say temp1, temp2, and temp3.<\/span><\/li>\n
        3. Remember that the SB event interrupt will happen only if the ITEVFEN control bit is enabled. So, first, make sure that whether the control bit ITEVFEN is set or not. To find out the state of the ITEVFEN bit, you have to read the control register 2. The state of this bit is stored in a temp1 variable by using temp1= pI2CHandle->pI2Cx->CR2 & (1 << I2C_CR2_ITEVFEN) statement, as shown in Figure 7.<\/span><\/li>\n
        4. Check for the state of ITBUFEN using pI2CHandle->pI2Cx->CR2 & (1 << ITBUFEN) statement.<\/span><\/li>\n
        5. Refer to the status register to check whether the SB bit is set or not. The value of the SB bit is stored in the variable temp3 using pI2CHandle->pI2Cx->SR1 & (1 << I2C_SR1_SB) statement.<\/span><\/li>\n
        6. If both the temp1 and temp3 values are TRUE, then only the SB flag is set. Otherwise, the SB is not set, and the I2C event interrupt is happened because of some other reasons.<\/span><\/li>\n<\/ol>\n<\/li>\n<\/ol>\n
          \"\"
          Figure 7. Handle for interrupt generated by SB event.<\/span><\/figcaption><\/figure>\n

           <\/p>\n

          2. Handle for interrupt generated by ADDR event: Code is similar to the SB event, but the difference is you have to replace the SB with ADDR, as shown in Figure 8.<\/span><\/p>\n

          \"\"
          Figure 8. Handle for interrupt generated by ADDR event.<\/span><\/figcaption><\/figure>\n

           <\/p>\n

          3. Handle for interrupt generated by BTF (Byte Transfer Finished) event is shown in Figure 9.<\/span><\/p>\n

          \"\"
          Figure 9. Handle for interrupt generated by BTF event.<\/span><\/figcaption><\/figure>\n

           <\/p>\n

          4. Handle for interrupt generated by STOPF event is as shown in Figure 10.<\/span><\/p>\n

          \"\"
          Figure 10. Handle for interrupt generated by STOPF event.<\/span><\/figcaption><\/figure>\n

           <\/p>\n

          5. Handle for interrupt generated by TXE event:<\/span><\/p>\n

            \n
          1. Confirm whether the TXE flag is set or not.<\/span><\/li>\n
          2. Remember that the TXE event interrupt will happen only if both ITEVFEN and ITBUFEN control bits are enabled. Since it is necessary to check both control bits, the code should be modified, as shown in Figure 11.<\/span><\/li>\n<\/ol>\n
            \"\"
            Figure 11. Handle for interrupt generated by TXE event.<\/span><\/figcaption><\/figure>\n

             <\/p>\n

            6. Handle for interrupt generated by RXNE event: Code is similar to the TXE event, but the difference is you have to replace the TXE with RXNE, as shown in Figure 12.<\/span><\/p>\n

            \"\"
            Figure 12. Handle for interrupt generated by RXNE event.<\/span><\/figcaption><\/figure>\n

             <\/p>\n

            Whenever an I2C event interrupt happens, the I2C_EV_IRQHandling function will get executed, where the reasons for the occurrence of the I2C event interrupt are decoded.<\/span><\/p>\n

               <\/p>\n<\/div>\n<\/div>\n<\/div>\n<\/div>\n","protected":false},"excerpt":{"rendered":"

              I2C IRQ handler Implementation Part 1     In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2, as shown in Figure 1. ISR1: It is the interrupt handling for interrupts generated by I2C events. It can be named as I2C_EV_IRQHandling API. ISR2: It is […]<\/p>\n","protected":false},"author":1,"featured_media":4566,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"ocean_post_layout":"","ocean_both_sidebars_style":"","ocean_both_sidebars_content_width":0,"ocean_both_sidebars_sidebars_width":0,"ocean_sidebar":"0","ocean_second_sidebar":"0","ocean_disable_margins":"enable","ocean_add_body_class":"","ocean_shortcode_before_top_bar":"","ocean_shortcode_after_top_bar":"","ocean_shortcode_before_header":"","ocean_shortcode_after_header":"","ocean_has_shortcode":"","ocean_shortcode_after_title":"","ocean_shortcode_before_footer_widgets":"","ocean_shortcode_after_footer_widgets":"","ocean_shortcode_before_footer_bottom":"","ocean_shortcode_after_footer_bottom":"","ocean_display_top_bar":"default","ocean_display_header":"default","ocean_header_style":"","ocean_center_header_left_menu":"0","ocean_custom_header_template":"0","ocean_custom_logo":0,"ocean_custom_retina_logo":0,"ocean_custom_logo_max_width":0,"ocean_custom_logo_tablet_max_width":0,"ocean_custom_logo_mobile_max_width":0,"ocean_custom_logo_max_height":0,"ocean_custom_logo_tablet_max_height":0,"ocean_custom_logo_mobile_max_height":0,"ocean_header_custom_menu":"0","ocean_menu_typo_font_family":"0","ocean_menu_typo_font_subset":"","ocean_menu_typo_font_size":0,"ocean_menu_typo_font_size_tablet":0,"ocean_menu_typo_font_size_mobile":0,"ocean_menu_typo_font_size_unit":"px","ocean_menu_typo_font_weight":"","ocean_menu_typo_font_weight_tablet":"","ocean_menu_typo_font_weight_mobile":"","ocean_menu_typo_transform":"","ocean_menu_typo_transform_tablet":"","ocean_menu_typo_transform_mobile":"","ocean_menu_typo_line_height":0,"ocean_menu_typo_line_height_tablet":0,"ocean_menu_typo_line_height_mobile":0,"ocean_menu_typo_line_height_unit":"","ocean_menu_typo_spacing":0,"ocean_menu_typo_spacing_tablet":0,"ocean_menu_typo_spacing_mobile":0,"ocean_menu_typo_spacing_unit":"","ocean_menu_link_color":"","ocean_menu_link_color_hover":"","ocean_menu_link_color_active":"","ocean_menu_link_background":"","ocean_menu_link_hover_background":"","ocean_menu_link_active_background":"","ocean_menu_social_links_bg":"","ocean_menu_social_hover_links_bg":"","ocean_menu_social_links_color":"","ocean_menu_social_hover_links_color":"","ocean_disable_title":"default","ocean_disable_heading":"default","ocean_post_title":"","ocean_post_subheading":"","ocean_post_title_style":"","ocean_post_title_background_color":"","ocean_post_title_background":0,"ocean_post_title_bg_image_position":"","ocean_post_title_bg_image_attachment":"","ocean_post_title_bg_image_repeat":"","ocean_post_title_bg_image_size":"","ocean_post_title_height":0,"ocean_post_title_bg_overlay":0.5,"ocean_post_title_bg_overlay_color":"","ocean_disable_breadcrumbs":"default","ocean_breadcrumbs_color":"","ocean_breadcrumbs_separator_color":"","ocean_breadcrumbs_links_color":"","ocean_breadcrumbs_links_hover_color":"","ocean_display_footer_widgets":"default","ocean_display_footer_bottom":"default","ocean_custom_footer_template":"0","ocean_post_oembed":"","ocean_post_self_hosted_media":"","ocean_post_video_embed":"","ocean_link_format":"","ocean_link_format_target":"self","ocean_quote_format":"","ocean_quote_format_link":"post","ocean_gallery_link_images":"off","ocean_gallery_id":[],"footnotes":""},"categories":[8],"tags":[23],"class_list":["post-4564","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-blog","tag-stm32-i2c-lectures","entry","has-media"],"yoast_head":"\nSTM32 I2C Lecture 44: I2C IRQ handler implementation Part 1<\/title>\n<meta name=\"description\" content=\"I2C IRQ handler implementation Part 1,In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1\" \/>\n<meta property=\"og:description\" content=\"I2C IRQ handler implementation Part 1,In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2\" \/>\n<meta property=\"og:url\" content=\"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/\" \/>\n<meta property=\"og:site_name\" content=\"FastBit EBA\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/fastbiteba\/\" \/>\n<meta property=\"article:published_time\" content=\"2020-12-29T04:57:11+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2022-11-22T11:03:03+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-31.png\" \/>\n\t<meta property=\"og:image:width\" content=\"1725\" \/>\n\t<meta property=\"og:image:height\" content=\"543\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"FastBitLab\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@fastbiteba\" \/>\n<meta name=\"twitter:site\" content=\"@fastbiteba\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"FastBitLab\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"6 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/\"},\"author\":{\"name\":\"FastBitLab\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/person\\\/e32b38e733a0d76ffa7e6bc998652e5d\"},\"headline\":\"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1\",\"datePublished\":\"2020-12-29T04:57:11+00:00\",\"dateModified\":\"2022-11-22T11:03:03+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/\"},\"wordCount\":827,\"commentCount\":5,\"publisher\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-31.png\",\"keywords\":[\"STM32 I2C Lectures\"],\"articleSection\":[\"Blog\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/\",\"name\":\"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-31.png\",\"datePublished\":\"2020-12-29T04:57:11+00:00\",\"dateModified\":\"2022-11-22T11:03:03+00:00\",\"description\":\"I2C IRQ handler implementation Part 1,In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#primaryimage\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-31.png\",\"contentUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-31.png\",\"width\":1725,\"height\":543,\"caption\":\"Figure 1. I2C ISR handling.\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\",\"name\":\"FastBit EBA\",\"description\":\"Your Online Academy of Embedded Systems\",\"publisher\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\",\"name\":\"FastBit EBA\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/04\\\/logo-EzNrEnyr.png\",\"contentUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/04\\\/logo-EzNrEnyr.png\",\"width\":640,\"height\":640,\"caption\":\"FastBit EBA\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\"},\"sameAs\":[\"https:\\\/\\\/www.facebook.com\\\/fastbiteba\\\/\",\"https:\\\/\\\/x.com\\\/fastbiteba\",\"https:\\\/\\\/www.linkedin.com\\\/in\\\/fastbit-embedded-brain-academy-b3167b124\\\/\",\"https:\\\/\\\/www.youtube.com\\\/channel\\\/UCa1REBV9hyrzGp2mjJCagBg\"]},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/person\\\/e32b38e733a0d76ffa7e6bc998652e5d\",\"name\":\"FastBitLab\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"caption\":\"FastBitLab\"},\"description\":\"The FastBit Embedded Brain Academy uses the power of internet to bring the online courses related to the field of embedded system programming, Real time operating system, Embedded Linux systems, etc at your finger tip with very low cost. Backed with strong experience of industry, we have produced lots of courses with the customer enrolment over 3000+ across 100+ countries.\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1","description":"I2C IRQ handler implementation Part 1,In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/","og_locale":"en_US","og_type":"article","og_title":"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1","og_description":"I2C IRQ handler implementation Part 1,In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2","og_url":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/","og_site_name":"FastBit EBA","article_publisher":"https:\/\/www.facebook.com\/fastbiteba\/","article_published_time":"2020-12-29T04:57:11+00:00","article_modified_time":"2022-11-22T11:03:03+00:00","og_image":[{"width":1725,"height":543,"url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-31.png","type":"image\/png"}],"author":"FastBitLab","twitter_card":"summary_large_image","twitter_creator":"@fastbiteba","twitter_site":"@fastbiteba","twitter_misc":{"Written by":"FastBitLab","Est. reading time":"6 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#article","isPartOf":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/"},"author":{"name":"FastBitLab","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/person\/e32b38e733a0d76ffa7e6bc998652e5d"},"headline":"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1","datePublished":"2020-12-29T04:57:11+00:00","dateModified":"2022-11-22T11:03:03+00:00","mainEntityOfPage":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/"},"wordCount":827,"commentCount":5,"publisher":{"@id":"https:\/\/fastbitlab.com\/blog\/#organization"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#primaryimage"},"thumbnailUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-31.png","keywords":["STM32 I2C Lectures"],"articleSection":["Blog"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/","url":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/","name":"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1","isPartOf":{"@id":"https:\/\/fastbitlab.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#primaryimage"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#primaryimage"},"thumbnailUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-31.png","datePublished":"2020-12-29T04:57:11+00:00","dateModified":"2022-11-22T11:03:03+00:00","description":"I2C IRQ handler implementation Part 1,In this article, let\u2019s discuss I2C ISR handling. We have to implement two ISRs that is ISR1 and ISR2","breadcrumb":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#primaryimage","url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-31.png","contentUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-31.png","width":1725,"height":543,"caption":"Figure 1. I2C ISR handling."},{"@type":"BreadcrumbList","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-44-i2c-irq-handler-implementation-part-1\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/fastbitlab.com\/blog\/"},{"@type":"ListItem","position":2,"name":"STM32 I2C Lecture 44: I2C IRQ handler implementation Part 1"}]},{"@type":"WebSite","@id":"https:\/\/fastbitlab.com\/blog\/#website","url":"https:\/\/fastbitlab.com\/blog\/","name":"FastBit EBA","description":"Your Online Academy of Embedded Systems","publisher":{"@id":"https:\/\/fastbitlab.com\/blog\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/fastbitlab.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/fastbitlab.com\/blog\/#organization","name":"FastBit EBA","url":"https:\/\/fastbitlab.com\/blog\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/logo\/image\/","url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2026\/04\/logo-EzNrEnyr.png","contentUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2026\/04\/logo-EzNrEnyr.png","width":640,"height":640,"caption":"FastBit EBA"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/www.facebook.com\/fastbiteba\/","https:\/\/x.com\/fastbiteba","https:\/\/www.linkedin.com\/in\/fastbit-embedded-brain-academy-b3167b124\/","https:\/\/www.youtube.com\/channel\/UCa1REBV9hyrzGp2mjJCagBg"]},{"@type":"Person","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/person\/e32b38e733a0d76ffa7e6bc998652e5d","name":"FastBitLab","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","caption":"FastBitLab"},"description":"The FastBit Embedded Brain Academy uses the power of internet to bring the online courses related to the field of embedded system programming, Real time operating system, Embedded Linux systems, etc at your finger tip with very low cost. Backed with strong experience of industry, we have produced lots of courses with the customer enrolment over 3000+ across 100+ countries."}]}},"_links":{"self":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/4564","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/comments?post=4564"}],"version-history":[{"count":5,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/4564\/revisions"}],"predecessor-version":[{"id":12571,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/4564\/revisions\/12571"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/media\/4566"}],"wp:attachment":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/media?parent=4564"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/categories?post=4564"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/tags?post=4564"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}