{"id":4605,"date":"2020-12-30T05:43:02","date_gmt":"2020-12-30T05:43:02","guid":{"rendered":"http:\/\/fastbitlab.com\/?p=4605"},"modified":"2022-11-22T16:59:35","modified_gmt":"2022-11-22T11:29:35","slug":"stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3","status":"publish","type":"post","link":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/","title":{"rendered":"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3"},"content":{"rendered":"
\n
\n
\n
\n

 <\/p>\n<\/div>\n

\n

I2C IRQ handler implementation Part 3<\/span><\/h1>\n
\n
\n
\n

 <\/p>\n

<\/div>\n

 <\/p>\n<\/div>\n<\/div>\n<\/div>\n

\n
\n<\/div>\n

If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of the ADDR flag.<\/span><\/p>\n

\"\"
Figure 1. Handle for interrupt generated by ADDR event.<\/span><\/figcaption><\/figure>\n

 <\/p>\n

When the ADDR flag is set, the clock will be stretched, and the master or slave will be in a wait state. Whenever the address flag is set, it is crucial to clear it.<\/span><\/p>\n

 <\/p>\n

Steps for the handling of an interrupt generated by ADDR event:<\/b><\/span><\/p>\n

    \n
  • Clear the ADDR flag according to your logic. There is an API called I2C_ClearADDRFlag() to clear the ADDR flag. <\/span><\/li>\n
  • Call I2C_ClearADDRFlag() API and send the peripheral’s base address, as shown in Figure 2.<\/span><\/li>\n<\/ul>\n
    \"\"
    Figure 2. Call for I2C_ClearADDRFlag() API.<\/span><\/figcaption><\/figure>\n

     <\/p>\n

    Steps for the handling of an interrupt generated by the BTF or Byte Transfer Finished event:<\/b><\/span><\/p>\n

      \n
    • Whenever the BTF flag is set, the picture in Figure 3 should come into your mind. <\/span><\/li>\n<\/ul>\n
      \"\"
      Figure 3. When the BTF flag is set.<\/span><\/figcaption><\/figure>\n
        \n
      • During transmission, if both BTF and TXE are set, then both SR and DR will be empty, and the clock will be stretched, as shown in Figure 3.<\/span><\/li>\n
      • During transmission, if both BTF and RXNE are set, then the SR and DR registers will be full, and the clock will be stretched, as shown in Figure 3.<\/span><\/li>\n<\/ul>\n

         <\/p>\n

        Ways to make a decision in order to handle the BTF flag:<\/b><\/span><\/p>\n

          \n
        • Look at the non-blocking API of master send data shown in Figure 4. Here you can observe that in the master send data, the communication is closed by using a while statement. After transmitting all the bytes, we wait until the TXE and BTF are set, and once they become 1, the stop condition is generated. Therefore, the setting of the BTF flag can be used to make sure the successful transmission of the last data byte.<\/span><\/li>\n<\/ul>\n
          \"\"
          Figure 4. Handle for interrupt generated by BTF event.<\/span><\/figcaption><\/figure>\n

           <\/p>\n

            \n
          • Check the application\u2019s state, as shown in Figure 5.<\/span><\/li>\n<\/ul>\n
            \"\"
            Figure 5. Code to check the application\u2019s state.<\/span><\/figcaption><\/figure>\n

             <\/p>\n

              \n
            • If the application state or TxRx state is busy in TX, then by using an if condition, confirm that TXE is also set (Figure 6).<\/span><\/li>\n<\/ul>\n
              \"\"
              Figure 6. Code to confirm that the TXE=1.<\/span><\/figcaption><\/figure>\n

               <\/p>\n

              If the control enters the inner if block, shown in Figure 6, it confirms that both BTF and TXE are set.<\/span><\/p>\n

                \n
              • When the if block shown in Figure 6 becomes TRUE, it is an indication for us to close the transmission. To close the transmission, perform the following steps:<\/span>\n
                  \n
                • Generate the stop condition to close the transmission (Figure 7).<\/span><\/li>\n
                • Reset all the member elements of the handle structure (Figure 7). That means you can reset the application\u2019s state, the pointer contents, length contents, etc.<\/span><\/li>\n
                • Call I2C application event callback to notify the application about transmission complete (Figure 7). Let\u2019s call the application callback function, as shown in Figure 8, and for this function, you have to mention the handle and the app event.<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n
                  \"\"
                  Figure 7. Steps to be followed when both BTF and TXE became 1.<\/span><\/figcaption><\/figure>\n

                   <\/p>\n

                  \"\"
                  Figure 8. Call for I2C_ApplicationEventCallback() function.<\/span><\/figcaption><\/figure>\n

                   <\/p>\n

                  The BTF flag is used to end the I2C transmission. I2C transmission is terminated by confirming whether TXE is set or not. If both TXE and BTF are set, the registers SR and DR will be empty, and you must close or terminate the data transmission. Now let\u2019s write the code according to the steps (comments) mentioned in Figure 7. <\/span><\/p>\n

                    \n
                  • Generate the stop condition, as shown in Figure 9.<\/span><\/li>\n<\/ul>\n
                    \"\"
                    Figure 9. Code to generate the stop condition.<\/span><\/figcaption><\/figure>\n

                     <\/p>\n

                    The stop condition should be generated only if the repeated start is disabled. Therefore, you need to check the repeated start value stored in the handle variable (Figure 10).<\/span><\/p>\n

                    \"\"
                    Figure 10. Code to check the Sr value stored in the handle variable.<\/span><\/figcaption><\/figure>\n

                     <\/p>\n

                    Before closing the transmission, it is crucial to make sure that the length has reached 0. Now you need to make slight changes to the code, as shown in Figure 11.<\/span><\/p>\n

                    \"\"
                    Figure 11. Modified code of Figure 10 to check the length value.<\/span><\/figcaption><\/figure>\n

                     <\/p>\n

                      \n
                    • Reset all the member elements of the handle structure using I2C_CloseSendData() API, as shown in Figure 12.<\/span><\/li>\n<\/ul>\n
                      \"\"
                      Figure 12. Code to reset the member elements of the handle structure.<\/span><\/figcaption><\/figure>\n

                       <\/p>\n

                      If the application\u2019s state is busy in RX, you have nothing to do. Therefore, the else if block in Figure 13 will be empty.<\/span><\/p>\n

                      \"\"
                      Figure 13. Steps to be followed when the application’s state is busy in RX.<\/span><\/figcaption><\/figure>\n<\/div>\n<\/div>\n<\/div>\n<\/div>\n","protected":false},"excerpt":{"rendered":"

                        I2C IRQ handler implementation Part 3     If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of the ADDR flag.   When the ADDR flag is set, the clock will be stretched, and the master or slave will be in a […]<\/p>\n","protected":false},"author":1,"featured_media":4611,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"ocean_post_layout":"","ocean_both_sidebars_style":"","ocean_both_sidebars_content_width":0,"ocean_both_sidebars_sidebars_width":0,"ocean_sidebar":"0","ocean_second_sidebar":"0","ocean_disable_margins":"enable","ocean_add_body_class":"","ocean_shortcode_before_top_bar":"","ocean_shortcode_after_top_bar":"","ocean_shortcode_before_header":"","ocean_shortcode_after_header":"","ocean_has_shortcode":"","ocean_shortcode_after_title":"","ocean_shortcode_before_footer_widgets":"","ocean_shortcode_after_footer_widgets":"","ocean_shortcode_before_footer_bottom":"","ocean_shortcode_after_footer_bottom":"","ocean_display_top_bar":"default","ocean_display_header":"default","ocean_header_style":"","ocean_center_header_left_menu":"0","ocean_custom_header_template":"0","ocean_custom_logo":0,"ocean_custom_retina_logo":0,"ocean_custom_logo_max_width":0,"ocean_custom_logo_tablet_max_width":0,"ocean_custom_logo_mobile_max_width":0,"ocean_custom_logo_max_height":0,"ocean_custom_logo_tablet_max_height":0,"ocean_custom_logo_mobile_max_height":0,"ocean_header_custom_menu":"0","ocean_menu_typo_font_family":"0","ocean_menu_typo_font_subset":"","ocean_menu_typo_font_size":0,"ocean_menu_typo_font_size_tablet":0,"ocean_menu_typo_font_size_mobile":0,"ocean_menu_typo_font_size_unit":"px","ocean_menu_typo_font_weight":"","ocean_menu_typo_font_weight_tablet":"","ocean_menu_typo_font_weight_mobile":"","ocean_menu_typo_transform":"","ocean_menu_typo_transform_tablet":"","ocean_menu_typo_transform_mobile":"","ocean_menu_typo_line_height":0,"ocean_menu_typo_line_height_tablet":0,"ocean_menu_typo_line_height_mobile":0,"ocean_menu_typo_line_height_unit":"","ocean_menu_typo_spacing":0,"ocean_menu_typo_spacing_tablet":0,"ocean_menu_typo_spacing_mobile":0,"ocean_menu_typo_spacing_unit":"","ocean_menu_link_color":"","ocean_menu_link_color_hover":"","ocean_menu_link_color_active":"","ocean_menu_link_background":"","ocean_menu_link_hover_background":"","ocean_menu_link_active_background":"","ocean_menu_social_links_bg":"","ocean_menu_social_hover_links_bg":"","ocean_menu_social_links_color":"","ocean_menu_social_hover_links_color":"","ocean_disable_title":"default","ocean_disable_heading":"default","ocean_post_title":"","ocean_post_subheading":"","ocean_post_title_style":"","ocean_post_title_background_color":"","ocean_post_title_background":0,"ocean_post_title_bg_image_position":"","ocean_post_title_bg_image_attachment":"","ocean_post_title_bg_image_repeat":"","ocean_post_title_bg_image_size":"","ocean_post_title_height":0,"ocean_post_title_bg_overlay":0.5,"ocean_post_title_bg_overlay_color":"","ocean_disable_breadcrumbs":"default","ocean_breadcrumbs_color":"","ocean_breadcrumbs_separator_color":"","ocean_breadcrumbs_links_color":"","ocean_breadcrumbs_links_hover_color":"","ocean_display_footer_widgets":"default","ocean_display_footer_bottom":"default","ocean_custom_footer_template":"0","ocean_post_oembed":"","ocean_post_self_hosted_media":"","ocean_post_video_embed":"","ocean_link_format":"","ocean_link_format_target":"self","ocean_quote_format":"","ocean_quote_format_link":"post","ocean_gallery_link_images":"off","ocean_gallery_id":[],"footnotes":""},"categories":[8],"tags":[23],"class_list":["post-4605","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-blog","tag-stm32-i2c-lectures","entry","has-media"],"yoast_head":"\nSTM32 I2C Lecture 46: I2C IRQ handler implementation Part 3<\/title>\n<meta name=\"description\" content=\"I2C IRQ handler implementation Part 3.If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3\" \/>\n<meta property=\"og:description\" content=\"I2C IRQ handler implementation Part 3.If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of\" \/>\n<meta property=\"og:url\" content=\"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/\" \/>\n<meta property=\"og:site_name\" content=\"FastBit EBA\" \/>\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/fastbiteba\/\" \/>\n<meta property=\"article:published_time\" content=\"2020-12-30T05:43:02+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2022-11-22T11:29:35+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-33.png\" \/>\n\t<meta property=\"og:image:width\" content=\"1919\" \/>\n\t<meta property=\"og:image:height\" content=\"1015\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"FastBitLab\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:creator\" content=\"@fastbiteba\" \/>\n<meta name=\"twitter:site\" content=\"@fastbiteba\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"FastBitLab\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"7 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/\"},\"author\":{\"name\":\"FastBitLab\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/person\\\/e32b38e733a0d76ffa7e6bc998652e5d\"},\"headline\":\"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3\",\"datePublished\":\"2020-12-30T05:43:02+00:00\",\"dateModified\":\"2022-11-22T11:29:35+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/\"},\"wordCount\":844,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-33.png\",\"keywords\":[\"STM32 I2C Lectures\"],\"articleSection\":[\"Blog\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/\",\"name\":\"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-33.png\",\"datePublished\":\"2020-12-30T05:43:02+00:00\",\"dateModified\":\"2022-11-22T11:29:35+00:00\",\"description\":\"I2C IRQ handler implementation Part 3.If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#primaryimage\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-33.png\",\"contentUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2020\\\/12\\\/Figure-1-33.png\",\"width\":1919,\"height\":1015,\"caption\":\"Figure 1. Handle for interrupt generated by ADDR event.\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\",\"name\":\"FastBit EBA\",\"description\":\"Your Online Academy of Embedded Systems\",\"publisher\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#organization\",\"name\":\"FastBit EBA\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/04\\\/logo-EzNrEnyr.png\",\"contentUrl\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/04\\\/logo-EzNrEnyr.png\",\"width\":640,\"height\":640,\"caption\":\"FastBit EBA\"},\"image\":{\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\"},\"sameAs\":[\"https:\\\/\\\/www.facebook.com\\\/fastbiteba\\\/\",\"https:\\\/\\\/x.com\\\/fastbiteba\",\"https:\\\/\\\/www.linkedin.com\\\/in\\\/fastbit-embedded-brain-academy-b3167b124\\\/\",\"https:\\\/\\\/www.youtube.com\\\/channel\\\/UCa1REBV9hyrzGp2mjJCagBg\"]},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/fastbitlab.com\\\/blog\\\/#\\\/schema\\\/person\\\/e32b38e733a0d76ffa7e6bc998652e5d\",\"name\":\"FastBitLab\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g\",\"caption\":\"FastBitLab\"},\"description\":\"The FastBit Embedded Brain Academy uses the power of internet to bring the online courses related to the field of embedded system programming, Real time operating system, Embedded Linux systems, etc at your finger tip with very low cost. Backed with strong experience of industry, we have produced lots of courses with the customer enrolment over 3000+ across 100+ countries.\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3","description":"I2C IRQ handler implementation Part 3.If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/","og_locale":"en_US","og_type":"article","og_title":"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3","og_description":"I2C IRQ handler implementation Part 3.If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of","og_url":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/","og_site_name":"FastBit EBA","article_publisher":"https:\/\/www.facebook.com\/fastbiteba\/","article_published_time":"2020-12-30T05:43:02+00:00","article_modified_time":"2022-11-22T11:29:35+00:00","og_image":[{"width":1919,"height":1015,"url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-33.png","type":"image\/png"}],"author":"FastBitLab","twitter_card":"summary_large_image","twitter_creator":"@fastbiteba","twitter_site":"@fastbiteba","twitter_misc":{"Written by":"FastBitLab","Est. reading time":"7 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#article","isPartOf":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/"},"author":{"name":"FastBitLab","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/person\/e32b38e733a0d76ffa7e6bc998652e5d"},"headline":"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3","datePublished":"2020-12-30T05:43:02+00:00","dateModified":"2022-11-22T11:29:35+00:00","mainEntityOfPage":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/"},"wordCount":844,"commentCount":0,"publisher":{"@id":"https:\/\/fastbitlab.com\/blog\/#organization"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#primaryimage"},"thumbnailUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-33.png","keywords":["STM32 I2C Lectures"],"articleSection":["Blog"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/","url":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/","name":"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3","isPartOf":{"@id":"https:\/\/fastbitlab.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#primaryimage"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#primaryimage"},"thumbnailUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-33.png","datePublished":"2020-12-30T05:43:02+00:00","dateModified":"2022-11-22T11:29:35+00:00","description":"I2C IRQ handler implementation Part 3.If control comes to the if block, shown in Figure 1, that means the interrupt is occurred because of the setting of","breadcrumb":{"@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#primaryimage","url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-33.png","contentUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2020\/12\/Figure-1-33.png","width":1919,"height":1015,"caption":"Figure 1. Handle for interrupt generated by ADDR event."},{"@type":"BreadcrumbList","@id":"https:\/\/fastbitlab.com\/blog\/stm32-i2c-lecture-46-i2c-irq-handler-implementation-part-3\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/fastbitlab.com\/blog\/"},{"@type":"ListItem","position":2,"name":"STM32 I2C Lecture 46: I2C IRQ handler implementation Part 3"}]},{"@type":"WebSite","@id":"https:\/\/fastbitlab.com\/blog\/#website","url":"https:\/\/fastbitlab.com\/blog\/","name":"FastBit EBA","description":"Your Online Academy of Embedded Systems","publisher":{"@id":"https:\/\/fastbitlab.com\/blog\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/fastbitlab.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/fastbitlab.com\/blog\/#organization","name":"FastBit EBA","url":"https:\/\/fastbitlab.com\/blog\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/logo\/image\/","url":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2026\/04\/logo-EzNrEnyr.png","contentUrl":"https:\/\/fastbitlab.com\/blog\/wp-content\/uploads\/2026\/04\/logo-EzNrEnyr.png","width":640,"height":640,"caption":"FastBit EBA"},"image":{"@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/www.facebook.com\/fastbiteba\/","https:\/\/x.com\/fastbiteba","https:\/\/www.linkedin.com\/in\/fastbit-embedded-brain-academy-b3167b124\/","https:\/\/www.youtube.com\/channel\/UCa1REBV9hyrzGp2mjJCagBg"]},{"@type":"Person","@id":"https:\/\/fastbitlab.com\/blog\/#\/schema\/person\/e32b38e733a0d76ffa7e6bc998652e5d","name":"FastBitLab","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/9230d0f9bdef28b63a01e7ca274ee7b2e8ed9abe932ee564af8809caaf52a0c8?s=96&d=mm&r=g","caption":"FastBitLab"},"description":"The FastBit Embedded Brain Academy uses the power of internet to bring the online courses related to the field of embedded system programming, Real time operating system, Embedded Linux systems, etc at your finger tip with very low cost. Backed with strong experience of industry, we have produced lots of courses with the customer enrolment over 3000+ across 100+ countries."}]}},"_links":{"self":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/4605","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/comments?post=4605"}],"version-history":[{"count":5,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/4605\/revisions"}],"predecessor-version":[{"id":12575,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/posts\/4605\/revisions\/12575"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/media\/4611"}],"wp:attachment":[{"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/media?parent=4605"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/categories?post=4605"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/fastbitlab.com\/blog\/wp-json\/wp\/v2\/tags?post=4605"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}